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Abstract - We report on the design, fabrication and 
characterization of a reflective transmitter targeting 
implementation in Passive Optical Networks (PON) with 
Frequency Division Multiplexed Access (FDMA). It is made up of 
a Silicon Photonic Integrated Circuit (Si-PIC) comprising a 
Reflective Mach Zehnder Modulator (R-MZM) and its flip 
chipped CMOS Electronic Integrated Circuit (EIC) driver, the 
two ICs being interconnected by means of high density and low 
parasitic copper micro pillars. Several transmissions, in an FDMA 
PON context, are successfully demonstrated using 500MBaud 
QPSK and 16-QAM modulated subcarriers, achieving Bit Error 
Rate (BER) below 2.10-3. For QPSK-modulated subcarriers 
(respectively 16-QAM), the available access frequency bandwidth 
is measured to be [1-7GHz] (respectively [2-4GHz]) with an 
available loss budget of 9dB (respectively 5dB). Improvements of 
the Si-PIC are further identified to achieve compliancy with 31dB 
ODN loss.  
 
Index Terms—PON, FDM/FDMA, Silicon Photonics, CMOS 
electronics, 3D stacking, micro-pillars, Reflective MZM, QAM 
modulation, Faraday Rotator Mirror effect. 
I. INTRODUCTION 
 requency Division Multiple Access (FDMA) was proven 
to be an efficient architecture compliant with ITU-T class 
N2, as defined in the XG-Passive Optical Network (PON) 
standard (up to 40km and a 31 dB loss budget for the Optical 
Distribution Network-ODN) [1][2]. The upstream 
transmissions from the users’ Optical Network Units (ONUs) 
to the Central Office (CO) receiver were made using off-the-
shelf LiNbO3 modulators and Semiconductor Optical 
Amplifiers (SOAs) as the ONUs’ transmitters. In order to meet 
the challenges of the mass market PON application, the ONU 
must be manufactured in very large scale and at low cost. In [3], 
we proposed to implement the ONU transmitter and receiver 
using Si-Photonics and CMOS electronics. We report here on 
the design, fabrication and experimental demonstration of such  
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an ONU transmitter. Thanks to the latter, an upstream 
transmission can be established from the ONU to the CO, where 
single polarization homodyne coherent detection is 
implemented. 
II. UP-LINK FROM THE ONU TO THE CO 
The overall architecture of the uplink transmission, from a user 
ONU to the CO, is reminded in Fig. 1. The Si-PIC operation 
was previously described in [4], highlighting the Faraday 
Rotator Mirror (FRM) effect it enables. 
 
Fig. 1 - Up-link transmission and ONU Si-PIC. 
The continuous wave seeding light of an External Cavity Laser 
(ECL) with output power 𝑃𝑐 is sent to the Si-PIC at the ONU. 
The Si-PIC comprises a 2D-surface Grating Coupler (2D-GC) 
which splits the light into two Transverse Electric (TE) 
waveguide modes, 𝑇𝐸𝐶𝑊 and 𝑇𝐸𝐶𝐶𝑊 , propagating, respectively 
Clock Wise (CW) and Counter Clock Wise (CCW) towards the 
Si-MZM. As the input state of polarization is unknown the 
splitting ratio is also random. The electrical signal 
𝑢(𝑡) (defined below) is applied on the phase modulation 
sections of each arm of the Si-MZM, in opposite directions, 
𝑢𝐶𝑊(𝑡)  and 𝑢𝐶𝐶𝑊(𝑡), co-propagating in the same direction 
respectively as 𝑇𝐸𝐶𝑊  and 𝑇𝐸𝐶𝐶𝑊, and modulating them. 
J. Lee, L. Caroll, P. O’Brien are with Tyndall National Institute, University 
College Cork, Lee Maltings, Cork, Ireland. 
R. Gaudino is with Politecnico di Torino, C.so Duca degli Abruzzi 21, Turin 
10128, Italy. 
S. Abrate is with the Istituto Superiore Mario Boella, Via P. C. Boggio 61, 
10138 Torino, Italy. 
      
Transmitter made up of a Silicon Photonic IC 
and its Flip-Chipped CMOS IC Driver 
Targeting implementation in FDMA-PON  
Sylvie Menezo, Member, IEEE, Enrico Temporiti, Junsu Lee, Olivier Dubray, Maryse Fournier, 
Stéphane Bernabé, Member, IEEE, Daniele Baldi, Benjamin Blampey, Gabriele Minoia, Matteo 
Repossi, André Myko, Sonia Messaoudène, Lee Carroll, Silvio Abrate, Member, IEEE, Roberto 
Gaudino, Senior Member, IEEE, Peter O’Brien, and Benoit Charbonnier 
F 
0733-8724 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JLT.2016.2536641, Journal of
Lightwave Technology
> JLT-18428_Manuscript_final < 
 
2 
Afterwards 𝑇𝐸𝐶𝑊  and 𝑇𝐸𝐶𝐶𝑊  recombine in the 2D-GC, the 
splitting of the input signal is thus reversed. The recombined 
signal is transmitted back to the CO, carrying the upstream data 
of the user. If the two MZM arms have a  phase difference, the 
reflected modulated light has a polarization orthogonal to that 
of the seeding light when arriving at the CO [4] , independently 
of the state of polarization at the input of the device. The 
resulting homodyne detection signal is shown to be 
proportional to:  
√𝑃𝑐 . 𝐿𝑜𝑠𝑠𝐹𝑖𝑏𝑒𝑟 . √𝐿𝑜𝑠𝑠𝑅−𝑀𝑍𝑀. 𝜀𝑐𝑜 × [1 −
𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟
𝜀𝑐𝑜
] . 𝑢(𝑡)   (1) 
where 𝜀𝑐𝑜 (respectively 𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟  ≪ 𝜀𝑐𝑜 ) are the phase-
modulation efficiencies in case of a modulating wave 𝑢(𝑡) co-
propagating with the optical wave (respectively counter-
propagating), 𝐿𝑜𝑠𝑠𝐹𝑖𝑏𝑒𝑟 and 𝐿𝑜𝑠𝑠𝑅−𝑀𝑍𝑀  are respectively the 
losses of the fiber from the CO to the ONU, and the round trip 
losses through the Si-R-MZM. Although this is beyond the 
scope of this paper, it is worth noting that the coherent receiver 
could also be fabricated using Silicon Photonics technology [5] 
[6]. 
The electrical signal applied to the R-MZM arms (𝑢(𝑡) =
cos[2𝜋𝑓𝑅𝐹𝑡]. 𝑆(𝑡)) is an individual 16-QAM-modulated 
subcarrier whose frequency 𝑓𝑅𝐹   (allocated to one user-ONU) 
and bandwidth, 𝐵𝑅𝐹 , are reminded in Table 1 [1]. In [1], a 
32 Gbps upstream capacity was demonstrated, with 32 users 
being allocated each a different subcarrier frequency 𝑓𝑅𝐹 
comprised in the [1-12] GHz frequency range. Each user having 
a 330MHz 𝐵𝑅𝐹  bandwidth, was able to transmit 16-QAM 
signals at a Baud rate of 300MBaud over a 31dB loss ODN. 
          𝑓𝑅𝐹, & 𝐵𝑅𝐹   Up Stream capacity (FDMA) 
32 users with  
1 < 𝑓𝑅𝐹 < 12GHz 
𝐵𝑅𝐹 = 330MHz 
 32 users x 1Gb/s/user 
 Per user : 16QAM x 300MBaud 
 x 0.8 (FEC overhead) 
Table 1 - Modulating signal features at one user ONU. 
The signal 𝑢(𝑡) can be generated directly by a very high speed 
DAC (25 GS/s) or, as indicated by Fig. 2, by a lower speed 
dual output DAC (1 GS/s) followed by individual RF up-
conversion stages (IQ mixers and Local Oscillators). While the 
first solution is useful in prototype experiments, the second 
solution is much more appropriate for a real application in a 
low-cost ONU scenario. 
 
Fig. 2 - 𝑢(𝑡) Signal generation at the ONU. AAF = Anti-Aliasing Filter. 
III. SI-PIC AND EIC DRIVER DESIGN AND PERFORMANCES 
A first version of the PIC which does not integrate an SOA was 
designed and fabricated (Fig. 3-left). This version is intended to 
verify the R-MZM and its driver operation, as well as its 
implementation in the upstream coherent transmission, as 
described in Section 1. This version will not allow to reach the 
targeted power budget of the ODN. A second version 
integrating a heterogeneous III-V/ Silicon SOA (Fig. 3) is being 
fabricated according to the fabrication process reported in [7]. 
With 10dB gain per SOA, an additional power budget of 20dB 
is expected for this second version. 
 
 
Fig. 3 – Schematics of Version 1 and Version 2 of the Silicon PIC, 
respectively without and with III-V/Silicon heterogeneously integrated SOA. 
A segmented MZM structure (which top view is given in Fig. 
4) is chosen to overcome the trade-offs of traditional travelling 
wave electrodes modulators [8][9]. Each arm is segmented into 
12 phase modulation sections with length of 500µm each. 
Considering one single section, no propagation effects have to 
be taken into account and a simple lumped circuit model can be 
used. Besides, the required voltage levels along the whole 
modulator-arm-electrodes can be guaranteed without suffering 
from the propagation attenuation featured by integrated 
transmission lines. The circuit is designed so that the EIC driver 
is flip-chipped on top of the Si-PIC, reducing the path between 
the output stages of the driver and the modulation sections.  
 
Fig. 4 - Top view of the Si PIC. 
 
The Si-PIC was fabricated at CEA-Leti. The waveguides are 
etched in a 220nm-thick silicon layer, on top of a 2µm-thick 
buried oxide (BOX). A rib structure is used with a 100nm-thick 
slab for both passive components of the PIC (MMI, 2D-GC) and 
the phase modulation sections of the modulator. The latter are 
made from PN doped waveguides. A 50µm-long phase tuner is 
arranged in one arm of the R-MZM, consisting of a passive 
waveguide section heated up by flowing a current in a TiTiN 
layer placed on top of the waveguide. It purpose is to precisely 
set a  phase difference between the two arms of the R-MZM. 
Fig. 5 gives the cross section of the phase modulation and phase 
tuning sections. 
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Fig. 5 – Cross section of the phase modulation and phase tuning sections. 
 
The components integrated in the R-MZM were characterized 
separately. Their performances are reported in Table 2. The 2D-
GC exhibits -7dB Insertion Loss (𝐼𝐿2𝐷−𝐺𝐶). The 33.5µm-long 
MMI has Insertion Losses (𝐼𝐿𝑀𝑀𝐼) of ~0.25dB. It is centered at 
1550nm and has a -1dB BW greater than 100nm. The Figures of 
Merit of the phase modulation sections, 𝑉𝜋. 𝐿𝜋, propagation loss, 
𝑃𝐿, and E/O bandwidth, BW, are measured to be respectively 
4V.cm, 1dB/mm and 20GHz when biased at -1V. The round trip 
losses through the Si-R-MZM are then written as follows: 
𝐿𝑜𝑠𝑠𝑅−𝑀𝑍𝑀 = 2. [𝐼𝐿2𝐷−𝐺𝐶 + 𝐼𝐿𝑀𝑀𝐼] + 𝐿𝑒𝑙 . 𝑃𝐿        (2) 
where 𝐿𝑒𝑙 is the sum of the active distributed Phase Modulation 
sections. 
 
𝐼𝐿2𝐷−𝐺𝐶  𝐼𝐿𝑀𝑀𝐼  Phase modulation section, 500µm- 
 Long (PN doped Si-waveguide) 
-7 dB -0.25 dB  𝑉𝜋. 𝐿𝜋 @-1V 
 = 4V.cm 
𝑃𝐿 = 
1dB/mm 
 BW @-1V 
>20 GHz 
Table 2 - Performances of the elementary devices of the Si-PIC. ‘𝐼𝐿2𝐷−𝐺𝐶’ 
stands for ‘Insertion Loss of the 2D-GC’, ‘𝐼𝐿𝑀𝑀𝐼’ stands for ‘Insertion Loss of 
the MMI’, ‘𝑃𝐿’ stands for ‘Propagation Loss of the phase modulation sections’. 
For the R-MZM reported here, only 6 out of 12 modulation 
sections were made active (i.e. 𝐿𝑒𝑙=3mm). The reason for 
having limited the number of active doped sections was to limit 
the R-MZM losses. At the same time, this limits the signal 
strength. These trade-offs are further discussed below. The R-
MZM round trip losses are therefore estimated to be 
𝐿𝑜𝑠𝑠𝑅−𝑀𝑍𝑀~17.5dB. 
The measured efficiency of the phase tuner is ~0.056./mW 
(~18mW are required for a  phase shift).  
From Equation (1), simulations can be driven in order to assess 
the trade-offs of the device [10][11]. Maximizing the 
demodulated signal reflected back from the R-MZM requires to 
null the counter modulation efficiency 𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟 . For that 
purpose, cumulating more phase modulation sections makes 
counter propagating RF and optical waves having bigger delay 
mismatches, and therefore reduces down the counter 
modulation efficiency 𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟 . In addition with reducing down 
counter-propagation efficiency, this provides higher phase 
modulation. On the other hand, as more phase modulation 
sections are cumulated, the insertion loss of the MZM increases. 
Assuming a 1.6Vpp modulating voltage provided by the CMOS 
driver, one can quantify these trade-offs. Fig. 6 plots the R-
MZM contribution to the homodyne detection signal level  
‘√𝐿𝑜𝑠𝑠𝑅−𝑀𝑍𝑀 . 𝜀𝑐𝑜 × [1 −
𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟
𝜀𝑐𝑜
]’ against frequency, for two 
lengths 𝐿𝑒𝑙 (3mm and 6mm) of phase modulation sections and 
two types of such sections (with different 𝑃𝐿 and 𝑉𝜋 . 𝐿𝜋). 
𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟 is evaluated by computing the phase mismatch between 
the optical and RF waves along the MZM arm length [10][11].  
As described in [11], at low RF frequencies (𝑓𝑅𝐹<2GHz), the 
counter-propagating modulation efficiency stays high and equal 
to the co-propagating efficiency (𝜀𝑐𝑜𝑢𝑛𝑡𝑒𝑟~𝜀𝑐𝑜). This is because 
the RF wavelength is several 10 times longer than Lel).  
 
Fig. 6. Contribution of the R-MZM to the homodyne detection signal. 
This shows that with the phase modulation sections used in this 
experiment (𝑉𝜋 . 𝐿𝜋 = 4V.cm and 𝑃𝐿 = 1dB/mm) a longer active 
section would have performed better (4dB gain improvement 
with 𝐿𝑒𝑙= 6mm versus 3mm). On the contrary, with a phase 
modulation section with 𝑉𝜋 . 𝐿𝜋 = 1.5V.cm and 𝑃𝐿 = 4dB/mm, 
active section with length 𝐿𝑒𝑙= 3mm would behave equal or 
better than active section with length 𝐿𝑒𝑙= 6mm versus 3mm). 
 
The EIC was fabricated on STMicroelectronics 65nm CMOS 
technology. On each MZM arm, 12 differential driving stages 
are used, based on Current Mode Logic differential pairs with 
inductive peaking. The driving stages for each pair of adjacent 
500µm-phase-modulation-sections can be independently 
switched ON/ OFF. The delay matching between the optical 
and electrical waves is ensured by making use of active delay 
matching between 1mm-long MZM sections, and of passive 
delay matching within each pair of 500µm-modulation-
sections. The active delay chain has been designed as a cascade 
of 6 active delay elements, each featuring a programmable 
delay (set to 24.5ps). The nominal differential signal at the input 
of the active delay chain at 𝑓𝑅𝐹=3GHz is 340mVpp. Each 
driving stage is designed to generate at the output a 1.6Vpp 
differential signal which is AC coupled to the phase-
modulation-section-electrodes using an integrated MIM 
capacitor, and achieving a low frequency pole at 3MHz. In 
order to verify the standalone electrical performance of the 
driver, a dedicated IC version was fabricated for electrical 
probe testing. A lower gain is expected for this test version due 
to the 100Ω differential load added at the output of each driving 
stage, in parallel with an integrated capacitance that mimics the 
load of each modulator stage. 
The measured small signal transfer function is shown in Fig. 7, 
comparing with simulations. Good agreement is demonstrated. 
The small signal bandwidth is in line with target: 8GHz at the 
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output of driving stage #1, 10.3GHz at the output of driving 
stage #12. 
 
Fig. 7 – Measured small signal transfer function of the EIC driver elements 
The measured large signal transfer function at an input signal 
of 340mVpp is compared with simulations in Fig. 8. Less than 
0.2dB gain mismatch per driver stage is observed. The Total 




Fig. 8. Large signal transfer function of the EIC driver elements 
In the measurements reported below, only the first 6 stages of 
the driver are switched ON. For the E/O chip, the achievable 
modulation voltage is expected to be 𝑉𝑚𝑜𝑑=±0.8V, 
corresponding to a modulation depth of ± 0.06.Vπ. 
 
IV. PACKAGING OF THE SILICON ONU 
 
The EIC driver was flip-chip mounted on the Si-PIC using 
20µm diameter (40µm pitch) copper pillars which were 
deposited on the EIC wafer [12][13]. These copper pillars were 
capped with a SnAgCu eutectic solder layer. The corresponding 
bond pads on the Si-PIC consisted of Al with a Ti/Ni/Au Under 
Bump Metallization (UBM). Solder reflow was used as the flip-
chip bonding method. With this approach, both the chip-
alignment and solder-joints were much improved over the 
results from the thermo-compression bonding. Moreover, this 
solder reflow is more attractive than thermo-compression as the 
standard flip-chip bonding process for the mass reflow in 
industry, due to cost-effectiveness. The quality of the flip-chip 
bond was checked using cross-sectional grinding and die 
peeling-off tests, along with electrical tests. All individual 
copper/solder pillar bumps were found to be well connected. 




Fig. 9. Cross-section of the flip-chip bonded EIC and PIC, showing the Cu-
Solder pillars between the two chips. Microscope images of the Cu-Solder 
pillars after cross-sectional grinding. 
 
Using the software modelling tool SolidWorks, a complete 
virtual mock-up of the full-module was designed, including the 
flip-chip bonded EIC/PIC, heat-spreader, Peltier-cooler, Al 
base-plate, PCB, and fibre-array. The test PCBs were designed 
and fabricated, consisting of three layers with a Rogers-4350B 
interposer for wire-bonding to the PIC, and containing MSMP-
connectors for the RF signals, with surface-mounted electrical 
components to handle the DC signals. The EIC/PIC assembly 
is attached to the PCB using Au wire-bonding (Fig. 10 top-left), 
together with the Al heat-spreader and a Thermo Electric 
Cooler (TEC). An 8-channel fibre-array was aligned and 
bonded to the grating-couplers on the Si-PIC (Fig. 10 top-right). 
Fibre-to-PIC alignment is achieved using active optical 
feedback through 1D shunt GCs (Fig. 4). The fibre-to-fibre 
transmission was -11dB, indicating a coupling insertion loss of 
-5.5dB for each 1D-GC. 
 
 
Fig. 10 – Overview of the EIC/PIC packaged mockup. 
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In order to design a thermally optimized package structure, a 
good working knowledge of the thermal characteristics of the 
EIC/PIC stacking is important, not only because the stability of 
filters and SOAs of the Si-PIC are strongly temperature 
sensitive, but also because it helps determine the appropriate 
thermal-management solution, which contributes to the overall 
power consumption- of the device. With this motivation, the 
temperature increase of the EIC and Si-PIC were measured with 
the EIC drivers fully switched ON (1.5 Watt-input power). 
Without TEC control, the temperature increase of the EIC and 
Si-PIC were +24°C and +17°C respectively. Although the PIC 
temperature can be stabilized to 20°C±0.01°C using the TEC, 
no active cooling was implemented for the reported 
transmission experiments. 
 
V. TRANSMISSION EXPERIMENTS 
 
 Referring to Fig. 1, an Arbitrary Waveform Generator (AWG) 
with 340mVpp-output voltage feeds the input of the EIC driver 
for generating the modulating signal 𝑢(𝑡) (with QPSK or 
16QAM). A high speed oscilloscope is used after the Photo 
Detector (PD) array to compute the Error Vector Magnitude 
(EVM) of the transmitted signal. While the phase difference 
between the two MZM arms is biased and locked at  and 𝐵𝑅𝐹   
is set to 500 MHz, several measurements are performed. 
Fig. 11 reports the measured EVM as a function of the 
frequency 𝑓𝑅𝐹  (which is allocated to the ONU) as the light 
polarization is randomly rotated over 100 states on the way to 
the ONU in order to demonstrate the insensitivity to input 
polarizations. The optical power 𝑃𝑐 of the seeding light is set to 
+11.5dBm and the VOA loss is set such that the optical input 
power, 𝑃𝐼𝑁, feeding the R-MZM equals +7.5dBm. The low 
dispersion of the EVM confirms the polarization insensitivity 
of the device thanks to the FRM effect. The EVM is kept below 
-15.9dB (respectively -9.1dB) over a frequency range of [2-4] 
GHz (respectively [1-7] GHz) which is below the maximum 
EVM required for achieving a 2.10-3-BER with 16-QAM 
modulation (respectively QPSK) [14]. This represents a 
~2Gbps (respectively 1Gbps) bit rate per user. 
Fig. 12 reports the measured EVM as a function of 𝑃𝐼𝑁 when 
𝑓𝑅𝐹  is set to 3GHz. 𝑃𝑐 is set to +11.5dBm and measurements are 
made by tuning the VOA losses and using 0 and 10km-fiber-
length, 𝐿𝐹𝑖𝑏𝑒𝑟. A minimum power 𝑃𝐼𝑁  of ~6.5dBm (respectively 
2.5dBm) is required for achieving a 16-QAM transmission 
(respectively QPSK), leading to an available loss budget, 
(𝑃𝐶 − 𝑃𝐼𝑁), of 5dB (respectively 9dB). No fiber transmission 
penalty is observed. 
In order to increase the available power budget for the ODN, 
we increased the optical power 𝑃𝐶  of the seeding light, from 
11.5dBm to 15.5 dBm. Fig. 13 reports the measured EVM as a 
function of 𝑃𝐼𝑁 when 𝑓𝑅𝐹  is set to 3GHz. Measurements are 
made by tuning the VOA losses and using 0 km-fiber-length. A 
noise degradation is clearly brought by the increased EDFA 
noise at the CO. Besides we suspect that increasing Pc leads to 
increased Brillouin back scattering, even though over very 
small fiber length. 
 
 
Fig. 11 - Median measured EVM against user frequency 𝑓𝑅𝐹 over 100 states 




Fig. 12 – Median measured EVM against R-MZM input power 𝑃𝐼𝑁, 𝑓𝑅𝐹=3GHz, 




Fig. 13 - Median measured EVM over 100 states of polarization against 𝑃𝐼𝑁, 
𝐿𝐹𝑖𝑏𝑒𝑟=0. 
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Fig. 14 displays some acquired QPSK and 16-QAM 








VI. DISCUSSION AND CONCLUSION 
 
We demonstrated a novel reflective transmitter targeting 
implementation in Passive Optical Networks (PON) with 
Frequency Division Multiplexed Access (FDMA).  It is made 
up of a Silicon Photonic Integrated Circuit (Si-PIC) comprising 
a Reflective Mach Zehnder Modulator (R-MZM) and its flip 
chipped CMOS Electronic Integrated Circuit (EIC) driver. 
Transmissions are successfully demonstrated using 500MBaud 
QPSK and 16-QAM modulated subcarriers, achieving Bit Error 
Rate (BER) below 2.10-3. For QPSK-modulated subcarriers 
(respectively 16-QAM), the available access frequency 
bandwidth is measured to be [1-7GHz] (respectively [2-4GHz]) 
with an available loss budget of 9dB (respectively 5dB). 
A second version of the PIC is being fabricated (Fig. 3-right), 
integrating two heterogeneous III-V/Si SOAs with >10dB gain 
[7]. Also by reducing the losses of the 2D-GC (achievable loss 
of 3.5dB [16] as compared with 7dB), an improved loss budget 
of 27dB is expected, as detailed in Table 3. In addition an 
improved driver bandwidth from 8 to 12GHz will enable full 
compliancy with the work demonstrated in [1] and making use 
of off-the-shelf non-integrated fiber pigtailed devices (PBS, 
LiNbO3 modulator, and SOA). 
  
PIC versions 
First version (this work): 
measured performances 
Second version (future work): 
expected improvement in 
performances 
Round trip -2D-GC loss: 
-14dB (-2 x 7dB) 
 
 
= -14 dB 
Round trip -2D-GC loss 
reduction:  
-7dB (- 2 x 3.5dB) 
Addition of SOA gain:  
+20dB (+2 x 10dB) 
= +13 dB 
Current Available power 
budget (demonstrated here) 
= + 5dB (16-QAM) 
Expected Improved power 
budget 
= +5dB +27dB (16-QAM) 
Table 3 – PIC versions: Version 1 (this work): measured performances, Version 
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